



2/17
SOM920030004US1

FIG. 2






FIG. 3




FIG. 4






FIG. 5




FIG. 6






FIG. 7






FIG. 8






FIG. 9





7/17
SOM920030004US1


FIG. 10



8/17
SOM920030004US1



FIG. 11



FEB 02 2004
PATENT & TRADEMARK OFFICE

9/17
SOM920030004US1

FIG. 12





FIG. 13





11/17
SOM920030004US1

FIG. 14





FIG. 15





12/17
SOM920030004US1

FIG. 16





FIG. 17





13/17
SOM920030004US1

FIG. 18A




FIG. 18B





FIG. 18C






14/17
SOM920030004US1

FIG. 19A

YDT-DC PROJECT VIEW





15/17
SOM920030004US1

FIG. 19B
PYRAMID






FIG. 19C
OFFSET CALCULATION

- T61 M DESIGN	OFFSET: $T_M \text{ Design} - 60$
YMDC	
- T61 E DESIGN	OFFSET: $T_E \text{ Design} - 60$
YEDC	
- T61 M&E DESIGN	OFFSET: $\max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60 \}$
YA-DC	
+ T61 MOTHER BOARD	OFFSET: $\max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60, T_{ASIC} - 60 \} + T_{Board} - 15$
LAT-DC	
+ T61 ASIC CHIP	OFFSET: $T_{ASIC} - 60$
NI-DC	
NOTEBOOK T61	OFFSET: $\max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60, T_{ASIC} - 60 \} + T_{Board} - 15$
YDT-DC	

IT MUST BE CALCULATED AFTER ALL M&E, ASIC
AT ANY TIME t , IF T_{ASIC} etc. WILL TAKE THE VALUE OF t FOR THE CALCULATION



17/17
SOM920030004US1

FIG. 19D CHECKPOINT CALCULATION

T61 M DESIGN	$T_M \text{ Design} - 60 + 60$
YMDC	
T61 E DESIGN	$T_E \text{ Design} - 60 + 60$
YEDC	
T61 M&E DESIGN	$\max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60 \} + 60$
YA-DC	
+ T61 MOTHER BOARD	$(T_{\text{Board}} - 15) + \max \{ T_E \text{ Design} - 60, T_M \text{ Design} - 60, T_{\text{ASIC}} - 60 \} + 60$
LAT-DC	
+ T61 ASIC CHIP	OFFSET: $T_{\text{ASIC}} - 60 + 60$
NI-DC	
NOTEBOOK T61	SAME AS MOTHERBOARD IT MUST BE CALCULATED AFTER ALL M&E, ASIC
YDT-DC	
AT ANY TIME t, IF T_{ASIC} etc. WILL TAKE THE VALUE OF t FOR THE CALCULATION	

FIG. 19E ENERGY CALCULATION.

$$0.5 * \text{SIGN} [\text{CheckPoint} - \text{BaseCheckPoint}] * K * [\text{CheckPoint} - \text{BaseCheckPoint}]^2$$

HERE K GIVES THE IMPORTANCE OF THE PROCESS

FIG. 20

